I. INTRODUCTION
S LIDING-MODE (SM) controllers are well known for their robustness and stability. The nature of the controller is to ideally operate at an infinite switching frequency such that the controlled variables can track a certain reference path to achieve the desired dynamic response and steady-state operation [1] . This requirement for operation at infinite switching frequency, however, challenges the feasibility of applying SM controllers in power converters. This is because extreme high speed switching in power convertersresults in excessive switchinglosses, inductor and transformer core losses, and electromagnetic interference (EMI) noise issues [2] . Hence, for SM controllers to be applicable to power converters, their switching frequencies must be constricted within a practical range. Nevertheless, this constriction of the SM controller's switching frequency transforms the controller into a type of quasi-sliding-mode (QSM) controller, which operates as an approximation of the ideal SM controller. The consequence of this transformation is the reduction of the system's robustness. Clearly, the proximity of QSM to the ideal SM controller will be closer as switching frequency tends toward infinity. Since all SM controllers in practical power converters are frequency-limited, they are, strictly speaking, QSM controllers. For brevity and consistency with previous publications, the term SM controller will be used in the sequel.
A review of the literature shows that most of these previously proposed SM controllers for switching power converters are hysteresis-modulation (HM) (or delta-modulation) based [3] - [8] , that is, they require a bang-bang type of controller to perform the switching control. Naturally, they inherit the typical disadvantages of having variable switching frequency operation and being highly control-sensitive to noise. Possible solutions include the use of constant timer circuits into the hysteretic SM controller to ensure constant switching frequency operation [7] , or the use of an adaptive hysteresis band that varies with parameter changes to control and fixate the switching frequency [8] . However, these solutions require additional components and are less suited for low cost voltage conversion applications. An alternative solution to this is to change the modulation method of the SM controllers from HM to pulsewidth modulation (PWM),otherwiseknownas thedutycycle control.Thetechnique of PWM modulation is to compare a desired analogue control signal V with a ramp signal, of which a pulse-like output switching signal having the same frequency as the ramp signal, will be generated [9] . The advantage is that by fixing the frequency of the ramp, the frequency of the output switching signal will be constant, regardless of how the duty cycle varies with the variation of the control signal. Thus, by employing this modulation technique in SM control, a fixed-frequency PWM-based SM controller can be obtained. Meanwhile, it should be stressed that the application of the PWM technique to SM control does not contradict the concept of classical PWM controllers used in power electronics. Both differ in the way in which their control signals V are formulated. SM controllers are based on the SM control law and classical PWM controllers are based on linear control law. Hence, from here on, the term PWM-based SM controller essentially refers to a pulsewidth modulator that employs an equivalent control (derived by applying the SM control technique) to generate a control signal to be compared with the fixed-frequency ramp in the modulator.
To achieve such a controller, a relationship between SM control and duty cycle control is required. The idea can be rooted back to one of the earliest papers on SM controlled power converters [3] , which suggests that under SM control operation, the control signal of equivalent control approach in SM control is equivalent to the duty cycle control signal of a PWM controller. However, this assumption was stated without any theoretical verification in the paper. It was some time later when Sira-Ramirez et al. [10] proposed a geometric framework to map the PWM feedback control onto SM control that the proof was rigourously shown in a companion paper [11] . It has been shown that as the switching frequency tends toward infinity, the averaged dynamics of an SM controlled system is equivalent to the averaged dynamics of a PWM controlled system, thus establishing the relationship . On the other hand, the same correlation was derived in Martinez et al. [12] , where the nonlinear PWM continuous control was compared with an equivalent control. In their method, an average representation of the converter model was employed. Hence, the migration of a SM controller from being HM-based to PWM-based is made possible. Unfortunately, the theory was not exploited to initiate the development of such controllers.
The first useful clue to how PWM techniques can be applied to SM control to develop fixed-frequency SM controllers is probably due to Nguyen and Lee [13] , who provided a clear direction as to how such controllers may be implemented. In two other related papers [14] , [15] the state space averaging technique is incorporated into the controller's modeling. By doing so, PWM duty cycle control can be directly applied to the implementation of SM controllers. However, while these papers provided encouraging evidence on the feasibility of developing such SM controllers, they failed to study the technical aspects of the implementation, which is equally important for engineering practices. For a deeper understanding of the topic, interested readers may refer to [3] , [10] , [11] , and [13] - [15] .
Hence, it may be concluded that even though the previous research on the topic provided important concepts and fundamentals for the potential implementation of such controllers, they lack practicality and concrete description on how such controllers can be developed. Consequently, circuit solutions and issues related to their practical realization have never been formally addressed.
In this paper, we present the design of a fixed-frequency PWM-based SM voltage controlled (SMVC) buck converter, with emphasis on its practical and implementation details, from a circuit design perspective, using the theoretical groundwork established in [10] , [11] , and [13] . In contrast to [13] , the design of this controller at circuit level involves a different set of engineering considerations. Additionally, we introduce a practical approach to the design and selection of the sliding coefficients of the controller. This approach, which is based on Ackermann's Formula [16] , permits the control design to be carried out systematically. It should be noted that it can also be employed for the design of other PWM-based SM power converters. Finally, an analog form of the controller that is suitable for practical realization is provided. This controller can be easily implemented from the derived mathematical expressions with only a few operational amplifiers and analog ICs. Simulations and experiments are performed on the proposed converter to validate the theoretical design.
II. THEORETICAL DERIVATION
This section covers the theoretical aspects of the SMVC converter. Complete mathematical derivations for the controller's design are presented. A practical method of designing the sliding coefficients is also introduced. Since the fixed-frequency PWM-based controller is a translated form of the HM-based controller, the model for the latter must first be derived. Therefore, the discussion in this section is valid for both the PWM and HM-based controllers. 
A. Mathematical Model of an Ideal SM PID Voltage Controlled Buck Converter
The SM voltage controller used in this work employs a second-order PID type of control. This is different from most previously proposed SM voltage controller for buck converters which use the phase canonic form that involves only the voltage error and its first-order derivative as the state variables for control [7] , [8] , [13] , [17] , [19] . The additional voltage error integral term is included as a state variable of the controller to reduce the steady-state error of the system, since the equivalent control will be used to generate the control signal. Additionally, we have also assumed our SM to operate at a high frequency making it a close proximity to the ideal SM controller. Fig. 1 shows a typical HM-based SMVC buck converter. Here, the voltage error , the voltage error dynamics (or the rate of change of voltage error) , and the integral of voltage error , under continuous conduction mode (CCM) operation, can be expressed as
where , , and are the capacitance, inductance, and load resistance, respectively; V , V , and V are the reference, input, and sensed output voltage, respectively; and 1 or 0 is the switching state of power switch . Then, the state space model of the system can be derived as (2) where V V and
The basic idea of SM control is to design a certain sliding surface in its control law that will direct the trajectory of the state variables toward a desired origin when coincided. For our system's model, it is appropriate to have a control law, which is based on satisfying the hitting condition 1 [17] , to adopt a switching function such as sign (3) where is the instantaneous state variable's trajectory, and is described as (4) with and , , and representing the control parameters termed as sliding coefficients. By enforcing 0, a sliding surface (plane) can be obtained. The graphical representation of the sliding plane in three-dimensional (3-D) space is illustrated in Fig. 2 .
A detailed discussion of the SM control principle can be found in [1] . In brief, the entire SM control process can be divided into two phases. In the first phase, regardless of the starting position, the controller will perform a control decision that will drive the trajectory of the state variables to converge to the sliding surface [see Fig. 3(a) ]. When the trajectory is within a small vicinity of the sliding surface, it is said to be in SM operation, which is the second phase of the control process. The controller will give a series of control actions via switching, such that the trajectory is maintained within a small vicinity of the sliding surface, and is concurrently directed toward the desired reference at origin [see Fig. 3 (b)]. In other words, the SM controller is performing its control decision by utilizing the sliding plane as a reference path, on which the trajectory will track and eventually converge to the origin to achieve steady-state operation. Hence, when the system enters into SM operation, its equivalent trajectory can be ideally described as 0. It is worth mentioning that the realization of the aforementioned SM operation can easily be achieved by imposing control equations (3) and (4) into a controller. The main difficulty, however, lies on the design and selection of the control parameters (sliding coefficients). It is important to note that such issues have been well addressed in the area of SM control [16] . Here, we aim to present a more coherent design and selection approach in the context of power electronics.
B. Existence Condition in Circuit Terms
As in all other SM control schemes, the determination of the ranges of employable sliding coefficients for the SMVC converter must go through the process of analyzing the existence condition 2 of the controller/converter system using the Lyapunov's direct method [18] . This is performed by first combining (2), (3), and the time derivative of (4) to give sign (5) Multiplying (5) by (4) gives
To achieve local reachability, (6) is evaluated as (7) which can be written as (8) i.e.,
or rearranged in scalar representation V V V V (10) The above inequalities give the conditions for existence and therefore provide a range of employable sliding coefficients that will ensure that the converter stays in SM operation when its state trajectory is near the sliding surface. However, other than the existence of SM, no information relating the sliding coefficients to the converter performance can be derived.
C. Existence Condition With Design Parameters Consideration
To alleviate the above problem, we propose to first tighten the design constraints by absorbing the actual operating parameters into the inequality. This is done by decomposing (10) into two inequalities and considering them as individual cases with respect to the polarity of the capacitor current flow. Since in practice , the left inequality of (10) is implied by V V V (11) which can be rearranged to give
and the right inequality of (10) is implied by V V V V (13) which can be rearranged to give
where is the peak magnitude of the bidirectional capacitor current flow. Next, (12) and (14) can be recombined and further tightened by considering the range of input and loading conditions of the converter to give
where is the maximum load resistance and V is the minimum input voltage, which the converter is designed for. Additionally, the peak capacitor current is the maximum inductor current ripple during steady-state operation.
Theoretically, one may assume that at steady-state operation, the actual output voltage V is ideally a pure dc waveform whose magnitude is equal to the desired output voltage V V . However, this is not true in practice. Due to the limitation of finite switching frequency and imperfect feedback loop, there will always be some steady-state dc error between V and V , even with the error-reducing integral controllers (i.e., PI, PID). It is important to take this error into consideration for the design of the controller since the factor V V is relatively large in comparison to V . Now, considering that a) in controllers with integral control function, the difference between V and V is small, and when optimally designed, is normally limited to a range of within 5% of V ; 3 and in our particular controller arrangement where voltage error is denoted as V V b) the dc average of V is always lower than V for PWMbased SMVC converters (as shown in the results later in the paper); c) the dc average of V is always higher than V for HM-based SMVC converters (as illustrated from the results in [19] ); and d) the term is always positive; we can rewrite the existence condition (15) for PWM-based SMVC converter as
by substituting V 0.95 V or V V into the appropriate parts. For HM-based SMVC converter, the existence condition can be expressed as
by substituting V 1.05 V or V V into the appropriate parts. Thus, the control parameters , , and are now bounded by inequalities that have more stringent constraints than in (10) .
D. Selection of Sliding Coefficients
Clearly, inequalities (16) and (17) provide only the general information for the existence of SM, but give no details on the selection of the parameters. For this purpose, we employ the Ackermann's Formula for designing static controllers [16] . This is basically the selection of sliding coefficients based on the desired dynamic properties. In this way, by designing the SM controller/converter system to respond to our intention, the stability condition 4 of the system is therefore satisfied.
In our example, the equation relating sliding coefficients to the dynamic response of the converter during SM operation (i.e., Phase 2 of the control process) can be easily found by substituting 0 into (4), i.e.,
Rearranging the time differentiation of (18) into a standard second-order system form, we have (19) where is the undamped natural frequency and is the damping ratio. Recall that there are three possible types of response in a linear second-order system: under-damped (0 1), critically-damped ( 1), and over-damped ( 1) . For ease of discussion, we choose to design the controller for critically-damped response, 5 i.e., for
where and are determined by the initial conditions of the system. In a critically-damped system, the bandwidth of the controller's response is
By rearranging (21) and substituting 1 into the damping ratio, the following design equations are obtained:
and (22) Thus, the design of the sliding coefficients is now dependent on the bandwidth of the desired frequency response in conjunction with the existence condition (17) for HM-based controllers or (16) for PWM-based controllers. It is worth mentioning that the design equations in (22) for the SMVC controller are applicable to all other types of second-order converters. 4 Satisfaction of the stability condition ensures that the state trajectory of the system under SM operation will always reach a stable equilibrium point. 5 The design for an under-damped controller can be performed using a similar procedure as discussed hereafter. 
A. Derivation of PWM-Based SM Control Law
The migration of the modulation technique in SM control from HM to PWM (see Fig. 4 ) requires the relationship of the two control technique to be established. This is possible by first considering the two theorems. First, in SM control, the discrete control input (gate signal) can be theoretically replaced by a smooth function known as the equivalent control signal [1] . Second, at a high switching frequency, the equivalent control is effectively a duty cycle control [11] . Since a duty cycle is basically also a smooth analytic function of the discrete control pulses in PWM, we can obtain a PWM-based SM control system by mapping the equivalent control function onto the duty cycle function of the pulsewidth modulator.
1) Equivalent Control: From [1] , the equivalent control signal can be formulated using the invariance conditions by setting the time differentiation of (4) as 0, i.e.,
Now, solving for equivalent control function yields
where is continuous and 0 1. Substituting (24) into the inequality and multiplying by V gives
which will provide the ideal average sliding motion on the manifold 0.
2) Duty Cycle Control:
In terms of PWM-based controlled system, the instantaneous duty cycle is expressed as V
where V is the control signal to the pulsewidth modulator and is the peak magnitude of the constant frequency ramp signal. Since is also continuous and bounded by 0 1, it may also be written in the form V (27)
3) Comparing Equivalent Control and Duty Cycle Control:
Comparing the equivalent control and the duty ratio control [11] , the following relationships can be established:
and V
for the practical implementation of PWM-based SMVC controller.
A close inspection of (28) reveals that the control signal V is actually load dependent. Thus, for the controller to be regulation-robust to load changes for a particular switching frequency, the instantaneous value of should be fed back. However, this would require additional sensors and cumbersome computations, which complicate the controller. On the other hand, the dependence and sensitivity of V on the load can be minimized by a proper design of , , and such that . In such circumstance, the design value of load resistance can be made a constant parameter . If this is adopted, the real system's dynamics at SM operation will be changed from being ideal (30) to the actual case of (31) where is the instantaneous load resistance, when the load differs the design value.
As for (29), it can be seen that the line-regulation robustness can be maintained by varying the peak magnitude of the ramp signal with the input voltage. The implementation of this condition can be easily achieved with simple circuitries.
Finally, it should also be noted that this controller is not of absolute robustness to line and load variations. Its robustness improves with switching frequency. Full robustness of any controller can only be achieved when switching frequency is infinite.
B. Implementation of Controller
Fig . 5 shows the schematic diagram of the proposed PWMbased SMVC buck converter. The controller design is based on (28) and (29). Careful examination of the circuit also reveals that it basically adopts the same structure as the PWM proportional derivative (PD) linear control, but with an additional component consisting of the instantaneous input voltage V and the instantaneous output voltage V . This is the only component contributing to the nonlinearity of the feedback control. It should also be noted that the integral term of the control variable is implicitly hidden in the control variable V . In case of large disturbance, this component is highly influential in the control. However, when the steady state is reached, V actually becomes a fixed point, thereby destroying the integral control. The equation then transpires to the PWM PD linear controller form.
Interestingly, the PWM-based SM controller also inherits the adaptive feed-forward voltage control property of classical PWM voltage mode control in its operation since the modulation signal V is a constant frequency ramp with variable peak magnitude proportional to the input voltage V [refer to (29)]. As mentioned, this is in fact the main design feature keeping the line regulation robustness of this controller with respect to input voltage variations.
Briefly, the design of this controller can be summarized as follows: selection of the desired frequency response's bandwidth, calculation of the corresponding sliding coefficients using (22); inspection of the sliding coefficients's appropriateness using existence condition (16) ; and formulation of the control equations by substituting the calculated parameters into (28) and (29). For a detailed design procedure, refer to Appendix I.
IV. SIMULATION AND EXPERIMENTAL RESULTS
The proposed design approach and analog controller for the PWM-based SMVC buck converter are verified through simulations 6 and experiments. The specification of the converter is given in Table I . The converter is designed to operate in continuous conduction mode for V 16 V to 30 V and 0.5 A to 4 A. The calculated critical inductance is 36 H. The minimum required capacitance is 9 F. The maximum allowable peak-to-peak ripple voltage is 50 mV.
To study the compliance of the design equations with the performance and their relationships with the transient response, the controller is designed for two different bandwidths: at one twentieth and at one tenth of the switching frequency , i.e., 10 kHz (i.e., first-order response time constant kHz 15.915 s) and 20 kHz (i.e., 20 kHz 7.956 s). The parameters of the controllers are given in Appendix II. Fig. 6 shows the full schematic diagram of the experimental prototype.
A. Steady-State Performance
Figs. 7 and 8 show the simulated (left) and experimental (right) waveforms during steady-state operation, for the SMVC converter with the 20-kHz bandwidth controller operating at full load (i.e., 3 ). It can be seen that except for some ringing noise in the experimentally captured V and V waveforms, the simulated and experimental waveforms are in good agreement. The main difference is that for the simulation, output voltage ripple V 4 mV (i.e., 0.035% of V ), and for the experiment, V 8 mV (i.e., 0.07% of V ). This discrepancy is mainly due to the presence of parasitic resistance and equivalent series inductance (ESL) of the capacitor in the practical converter, which are not modeled in the simulation program. Fig. 9 shows the corresponding set of experimental waveforms for the SMVC converter with the 10-kHz bandwidth controller operating at full load (i.e., 3 ). Except for V , there is no major difference between these waveforms and the experimental waveforms in Figs. 7 and 8 . Due to the higher magnitude of the sliding coefficients, V of the 20-kHz bandwidth controller has a higher peak-to-peak value than V of the 10-kHz bandwidth controller. Fig. 10 shows a plot of the measured dc output voltage against the different operating load resistances. At full load operation (i.e., 3 ), the converter employing the 20-kHz bandwidth controller has a steady-state dc output voltage V of 11.661 V, which corresponds to a 2.825% deviation from V . The plot also shows that even though V increases with , V is always less than V . This agrees with the previous assumption that the output voltage of PWM-based system is always below the desired voltage. Furthermore, it also shows that the converter has satisfactory load regulation, having only a 0.151 V deviation in V for the entire load range of 3 24 , i.e., the load regulation is only 1.29% of V from full load to minimum load. For the converter employing the 10-kHz bandwidth controller, the steady-state dc output voltage at full load operation is 11.633 V, which corresponds to a 3.058% deviation from V . For the entire load range of 3 24 , V has a deviation of 0.189 V, i.e., the load regulation is 1.62% of V from full load to minimum load. Thus, it can be concluded that the 20-kHz bandwidth controller has better load variation property than the 10-kHz bandwidth controller. Fig. 11 shows the experimental waveforms of the SMVC buck converter that is operated with minimum and maximum input voltage of V 16 V and V 30 V. As shown in the figures, the controller operates effectively for both operating conditions. Additionally, to investigate the effectiveness of the adaptive feed-forward control property, experiments are performed for both the cases where the peak of the input ramp signal to the comparator is set as a constant (i.e., 5 V) and where it is adaptive (i.e., V ). Fig. 12(a)-(d) and Fig. 13(a)-(d) show, respectively, the experimental waveforms of the converter under minimum and maximum input voltage. The waveforms with and without the adaptive feed-forward control property can be differentiated in terms of their ramp signals [ 5.00 V in Figs. 12(b) and (c) and 13(a) and (c);
B. Load Variation Analysis

C. Line Variation Analysis
3.33 V in Fig. 12 (b) and (d); and 6.25 V in Fig. 13(b) and (d) ]. The other difference between the adaptive and nonadaptive controllers' waveforms is the control signal V . In the case where V 16 V, with a lower , and in the attempt to accommodate the operation to a constant duty ratio V V , the magnitude of V signal is automatically reduced by the adaptive feed-forward (a) (b) Fig. 9 . Experimental waveforms of (a) control signal V input ramp V , and generated gate pulse u and waveforms of (b) gate pulse u and the corresponding inductor current i and output voltage ripple V , for the SMVC converter with the 10-kHz bandwidth controller operating at load resistance R = 3 .
control [compare Fig. 12(a) and (c) with Fig. 12(b) and (d) ]. This effectively tightens the voltage regulation relative to the controller without adaptive feed-forward control. In contrast, when the converter operates at V 30 V, the magnitude of 
D. Dynamic Performance
The dynamic performance of the controllers is studied using a load resistance that alternates between quarter load (12 ) and full load (3 ) at a constant frequency of 5 kHz. Figs. 15  and 16 show, respectively, the simulated and experimental output voltage ripple (top) and inductor current (bottom) waveforms of the converter for both the 10-kHz bandwidth controller (left) and the 20-kHz bandwidth controller (right). As illustrated in Fig. 15 , the simulated output voltage has an overshoot ripple of 220 mV (1.83% of V ) and a steady-state settling time of 120 s for the 10-kHz bandwidth controller, and an overshoot ripple of 232 mV (1.93% of V ) and a steady-state settling time of 83 s for the 20-kHz bandwidth controller, during the load transients. As shown in Fig. 16 , the output voltage has an overshoot ripple of 200 mV (1.67% of V ) and a steady-state settling time of 104 s for the 10-kHz bandwidth controller, and an overshoot ripple of 250 mV (2.08% of V ) and a steady-state settling time of 73 s for the 20-kHz bandwidth controller, during the load transients. Furthermore, consistent with a critically-damped response, there is no ringing or oscillations in transience. However, it should also be mentioned that there are some slight disagreements between the experimental and simulation results in terms of the overshoot ripple magnitudes and the settling times. These are mainly due to the modeling imperfection of the simulation program, and the parameters' deviation of the actual experimental circuits from the simulation program due to the variation of the actual components used in the setup. Additionally, it should be clarified that the settling time measured in this case is the total time taken to complete both Phase 1 and Phase 2 of the control process, which has been described and illustrated in Fig. 3 . Hence, this explains why the steady-state settling time exceeds 5 , where for the 10-kHz bandwidth controller and for the 20-kHz bandwidth controller.
E. A Comparison With Classical PWM Voltage Mode Controller
The dynamic behavior of the PWM-based SMVC buck converter is compared to that of the classical type of PWM voltage mode controlled buck converter. In the experiment, the former employs a 20-kHz bandwidth PWM-based SM controller and the latter employs a PID PWM voltage mode controller that is optimally tuned to operate at a step load change that alternates between 3 and 12 . Fig. 17 (a)-(f) show the experimental waveforms with both converters operating at 5-kHz step load change.
With the classical PWM voltage mode controller, the dynamic behavior of the system is dissimilar at different operating settings. Specifically, the response becomes more oscillatory at lower currents, i.e. the output voltage ripple waveform in Fig. 17 (a) has most oscillation, Fig. 17(b) with some oscillation, and Fig. 17 (c) with no oscillation (when entered momentarily into discontinuous conduction mode). This is expected since the PWM controller is designed for a specific operating condition, which leads to changes in the response behavior when a different operating condition is engaged.
On the other hand, with the PWM-based SM controller, the dynamic behavior of output voltage ripple are basically similar (i.e., critically damped) for all three operating load conditions, even when it enters momentarily into discontinuous conduction mode and experiencing a change in converter's description. This demonstrates the strength of the SM controller in terms of robustness in the dynamic behavior at different operating conditions and uncertainties. Additionally, the example also illustrates a major difference between a large-signal controlled system (SM) and a small-signal controlled system (PWM), that is, the former complies to the design with a similar response for all operating conditions, while the response of the latter will only comply to the design at a specific operating condition.
V. CONCLUSION
A fixed-frequency PWM-based SMVC buck converter is presented from a circuit design perspective. The description of the design methodology takes into account the different aspects of converter's operating conditions. A practical approach to the design of the sliding coefficients is also proposed in this paper. This approach uses an equation that is derived from analyzing the dynamic behavior of the converter during SM operation, in 
APPENDIX I DESIGN PROCEDURE FOR THE PROPOSED PWM BASED SMVC BUCK CONVERTER
Step1: Choosing a desired bandwidth, the control parameters can be calculated using (22), i.e., and . Substitute these parameters along with the converter's parameters into (16) to ensure that the existence condition is met. Step2: Choosing a certain reference voltage V , is calculated using the expression
Also, and are related by
Step3: From (28), the gain required for the amplification of the signal V V is . Hence, with known converter's parameters, and are be determined using
Step4: Setting the current sensing gain H at a value such that the measured capacitor current is equal to the actual capacitor current , and considering that the controller is designed for maximum load current (i.e. minimum load resistance ), the gain required for the amplification of the signal is . Hence, with known converter's parameters, and can be determined using (35) Step5: Fig. 18 shows the schematic diagram of the adaptive feed-forward variable ramp generator adopted in our controller design. 
Since V V and , the equation can be arranged as (38)
APPENDIX II PARAMETERS OF CONTROLLERS
The reference voltage is chosen as V 2.5 V and the ratio of the voltage divider network 0.208. The current sensing ratio is set at 1 so that .
A. Parameters of the 10-kHz Bandwidth Controller
For the 10-kHz bandwidth controller, the ideal control equation calculated from the design equations is 
C. Parameters of the Adaptive Feed-Forward Ramp Generator
The input ramp signal for both the controllers is a sawtooth signal that varies from 0 V to its peak magnitude 0.208 V V at a constant frequency 200 kHz. Setting 330 pF, and by using (38), is calculated as 72.7 k . A 75-k resistor is chosen.
